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Abstract
The technique for hardware multiplication based upon Fourier transformation has been
introduced. The technique has the highest efficiency on multiplication units with up to 8
bit range. Each multiplication unit is realized on base of the minimized Boolean functions.
Experimental data showed that this technique the multiplication process speed up to 20%
higher for 2 − 8 bit range of input operands and up to 3% higher for 8 − 32 bit range of
input operands than analogues designed by Synopsys technique.
1 Introduction
There is a variety of approaches to arithmetical operation of multiplication for hardware realiza-
tion, but there is no universal approach for efficient hardware multiplication. The efficiency of
each technique is limited by a number of conditions: bit ranges, number of multiplicands, area
of implementation, special arithmetic (signed, unsigned, saturation arithmetic, residue number
system, and etc.).
Our approach for designing A · B = R multiplier reminds of Lego constructing. Initially we
develop a multiplication block (or blocks), and then build whole multiplier using these structural
blocks, which we call monolithic multipliers.
Our technique is relevant to two known mathematical algorithms. First is called Karatsuba
multiplication [1] and the second is Fourier transformation method (FTM) [2].
Karatsuba multiplication splits A and B into two vectors with the same length and then
performs multiplication independently for each vector. But it works only for a big number of
multiplication (for some hundreds bits numbers) [1].
A more similar technique is FTM. It is known that this approach is suitable for big numbers
[2, 3] and implemented in arithmetic in modulo [3].
In this paper we focus on regular arithmetic and in saturation arithmetic multiplication. If
in the regular arithmetic a result of multiplication A · B = R is 2n-bits vector R, for A and B
are n-bits vectors, then in saturation arithmetic a result has the same length as input operands.
We consider multiplication from 2 to 32 bits of input operands.
This paper is organized as follows: in Section 2 we describe monolithic multipliers design
technique and propose results of the synthesis; Section 3 dedicated to description of monolithic
based multipliers in the regular arithmetic; Section 4 dedicated to description of monolithic
based multipliers in the saturation arithmetic; in Section 5 we propose a technique of reducing
of adders in hardware multiplication; Section 6 provides the results of the synthesis of monolithic
based multipliers comparing with Synopsys analogues; the last section resumes our study.
All multipliers have been described on Verilog and synthesised (without place-and-routing)
with Synopsys 2014 CAD on 28 nm technology in Synopsys standard synthetic library with
compile ultra mode. We propose no-memory technique and it is dedicated to unsigned multi-
plication.
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2 Design of Monolith Multipliers
The name of monolithic multiplier refers to a holistic structure. An idea of monolithic multipliers
synthesis concludes in the generating of small range multipliers from the truth table of Boolean
functions. Initially we find out more suitable monolithic multiplier in small bit range. Afterward
it is repeatedly implemented to design a final structure of multiplier.
It is a well known fact that linear growing of number on variables of a Boolean function lead
to exponential growing of the truth table. Thus minimization of disjunctive normal form (DNF)
for a function on more than 10-15 variables with a standard minimization is unacceptable. So
we study monolithic multipliers with no more than 16 inputs and 16 outputs.
Realization of the multiplication is based on Boolean functions implementation, those we
used some types of minimizations of Boolean functions: Espresso in the version 2.3 [4] and the
ELS minimizer [5].
We used two options of Espresso minimization: exact minimization and qm (QuineMc-
Cluskey) algorithm of minimization. The exact minimization is more powerful, but for 10 inputs
and 10 outputs, i.e., for A ·B = R, where A and B are 5-bits vectors, minimization with exact
option is not suitable. For a bigger bit range multipliers we used qm option of minimization.
We implemented following ELS minimizer options: options, class, literals, Espresso with
power consumption minimization. In some cases class and literals minimizations showed more
preferable results than Espresso.
Table 1 shows number of disjunctions in full DNF and in minimized DNF for all monolithic
multiplier in regular and in saturation arithmetics.
Table 1: Comparison of the number of in full DNF and in minimized DNF in
a) regular arithmetic
Multiplier Truth table Minimized
2× 2→ 4 14 8
3× 3→ 6 111 40
4× 4→ 8 678 160
5× 5→ 10 3733 629
6× 6→ 12 18953 2435
7× 7→ 14 92334 9194
8× 8→ 16 434660 38957
b) saturation arithmetic
Multiplier Truth table Minimized
2× 2→ 2 10 5
3× 3→ 3 68 14
4× 4→ 4 392 44
5× 5→ 5 2064 143
6× 6→ 6 10272 511
7× 7→ 7 49216 1881
8× 8→ 8 229504 6916
We synthesized monolithic 2× 2, 3× 3, 4× 4, 5× 5, 6× 6, 7× 7, and 8× 8 multipliers and
compared the results in the speed with Synopsys analogues. The comparisons of the speed of
computations for monolithic multipliers and Synopsys are represented for regular arithmetic on
Figure 1 and for saturation arithmetic on Figure 2.
Figure 1: Speed of computations of monolithic multipliers and Synopsys in regular arithmetic
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According to the comparison monolithic 3× 3 is faster on 20%, 4× 4 on 15%, and 5× 5 on
21% than Synopsys. As monolithic blocks we propose to use 4× 4 and 5× 5 multipliers, so we
will use them to constructing blocks for monolithic based multipliers.
Figure 2: Speed of computations of monolithic multipliers and Synopsys in saturation arithmetic
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3 Design of Monolithic Based Multipliers
in Regular Arithmetic
An idea of the technique for design A ·B = R multiplier reminds of Lego constructing. Initially
we found out more suitable monolithic multiplier in a small bits range. Afterward we implement
this monolithic block to A · B = R multiplier. It is know a similar approach for a regular
multiplication which is a branch of Fourier transformation [2].
We represent arithmetical algorithm aimed to implement for hardware realization and based
on FTM. The main idea of FTM consists in splitting the input vectors into k groups with m
bits in every group. So it is suitable for k ·m dimension vectors. In common A ·B = R can be
represented as follows:
A =
k∑
i=1
Ai · 2m·(i−1) and B =
k∑
j=1
Bj · 2m·(j−1), then R =
k∑
i=1
k∑
j=1
Ai ·Bj · 2m·(i+j−2). (1)
According to Table 1 a) we take m = 3, 4, and 5.
Lets consider multiplication A ·B = R, where A,B are 14-bits and R is 28 bits. So we split
each input A = {a14, a13, ..., a1} and B = {b14, b13, ..., b1} into three 4-bits and into one 2-bits vec-
tors: A1 = {a4, a3, a2, a1} , A2 = {a8, a7, a6, a5} , A3 = {a12, a11, a10, a9} , A4 = {a14, a13} , B1 =
{b4, b3, b2, b1} , B2 = {b8, b7, b6, b5} , B3 = {b12, b11, b10, b9} , B4 = {b14, b13}, where a14 and b14
are the most significant bits. Thus A = {A4, A3, A2, A1} and B = {B4, B3, B2, B1}. Referring
to the conditions of the example formula (1) takes the following form:
R = A1 ·B1 + A1 ·B2 · 24 + A1 ·B3 · 28 + A1 ·B4 · 212+
A2 ·B1 · 24 + A2 ·B2 · 28 + A2 ·B3 · 212 + A2 ·B4 · 216+
A3 ·B1 · 28 + A3 ·B2 · 212 + A3 ·B3 · 216 + A3 ·B4 · 220+
A4 ·B1 · 212 + A4 ·B2 · 216 + A4 ·B3 · 220 + A4 ·B4 · 224.
(2)
According to (2) the final phase of computation consists of fifteen operations of adding. It
means that implementing in hardware the last step of computation will consists of a 4-level tree
of fifteen adders.
4 Design of Monolithic Based Multipliers
in Saturation Arithmetic
The process of monolithic based multipliers in saturation arithmetic has a specific detail. In this
type of arithmetic we are interested in the n least significant bits of the result of multiplication,
thus inputs and output vectors have the same length n.
We can use formula (1) for multiplication in saturation arithmetic. It is clear that for 14
by 14 bits multiplication with 4-bits of splitting of inputs in saturation arithmetic we have the
next redundant operands:A2 · B4 · 216, A3 · B3 · 216, A3 · B4 · 220, A4 · B2 · 216, A4 · B3 · 220,
A4 · B4 · 224. But what about A1 · B4 · 212, A2 · B3 · 212, A3 · B2 · 212, A4 · B1 · 212? Results of
these multiplications are 8-bits vectors, but we need only 4 least significant bits of them. In this
case we use the multiplication modulo 4 and can represent a 14 by 14 multiplication as follows:
R = A1 ·B1 + A1 ·B2 · 24 + A1 ·B3 · 28(mod 26) + A1 ·B4 · 212(mod 22)+
+A2 ·B1 · 24 + A2 ·B2 · 28(mod 26) + A2 ·B3 · 212(mod 22)+
+A3 ·B1 · 28(mod 26) + A3 ·B2 · 212(mod 22)+
+A4 ·B1 · 212(mod 22).
(3)
This manner of multiplication save k
2−k
2 − 2 adders comparing with (1), where k is a number of
m-bits groups of subvectors of inputs. For example, in 14 by 14 bits multiplication with 4-bits
splitting of the inputs we reduce number of adders from 15 to 9, and in 32 by 32 multiplication
and the same splitting of inputs we save 26 adders.
5 Adder-tree Levels Reduction Technique
We proposed a technique to reduce the number of adding in the final step. The principle is
to join in one vector as much as possible results of monolithic multiplications. According to
the 14 × 14 multiplication in regular arithmetic results of multiplications A1 · B1 = R1 and
A1 · B3 · 28 = R3 · 28 will be represented as eight and sixteen bits vectors respectively, where
R3 · 28 includes eight zeros in the least significant bits. In this case R1 and R3 can be joint in
one vector. Implementing this principle for (2) we reduced number of adders from 15 to 6, and
the adder-tree has been reduced from 4 to 3 levels.
Thus after replacement of A1 · B1 = R1, A1 · B2 = R2, A1 · B3 = R3, A1 · B4 = R4,
A2 · B1 = R5, A2 · B2 = R6, A2 · B3 = R7, A2 · B4 = R8, A3 · B1 = R9, A3 · B2 = R10,
A3 ·B3 = R11, A3 ·B4 = R12, A4 ·B1 = R13, A4 ·B2 = R14, A4 ·B3 = R15, A4 ·B4 = R16 and
implementing of joining technique the result of multiplication will be represented with the next
formula:
R = (R16, R11, R3, R1) + (R12, R7, R2, 0000) + (R15, R10, R5, 0000)+
+(R8, R6, 00000000) + (R14, R9, 00000000) + (R4 + R13, 000000000000),
(4)
where R1, R2, R3, R5, R6, R7, R9, R10, R11 are 8-bits vectors, R4, R8, R12, R13, R14, R15 are 6-bits
vectors, and R16 is 4-bits vector.
The logic scheme of the adders tree of A · B = R multiplication, where A, B are 14 bits
inputs and R is 28 output vector, is proposed on Figure 3.
Figure 3: Adders tree for 14 by 14 bits multiplication, where ”&” means concatenations, i.e.
joining of binary vectors
In the common case an adders tree consists of ] log2M [ levels, where M = m · k. In Table 2
we compare number of adders in a common case and after final reduction for regular arithmetic
a) and for saturation arithmetic b).
Table 2: Comparison of the number of adders for the common case of multiplication and for the
proposed technique in
a) regular arithmetic
Multipliers Common case
Reducing
technique
8× 8→ 16 3 2
10× 10→ 20 3 2
12× 12→ 24 19 10
14× 14→ 28 15 6
16× 16→ 32 25 6
18× 18→ 36 25 8
20× 20→ 40 15 6
22× 22→ 44 35 10
24× 24→ 48 35 10
26× 26→ 52 48 12
28× 28→ 56 48 12
30× 30→ 60 35 10
32× 32→ 64 63 14
b) saturation arithmetic
Multipliers Common case
Reducing
technique
8× 8→ 8 2 2
10× 10→ 10 2 2
12× 12→ 12 5 4
14× 14→ 14 9 6
16× 16→ 16 10 6
18× 18→ 18 14 6
20× 20→ 20 9 6
22× 22→ 22 21 10
24× 24→ 24 21 10
26× 26→ 26 27 12
28× 28→ 28 28 12
30× 30→ 30 21 10
32× 32→ 32 35 21
6 Results and Discussion
We studied multiplication in regular and in saturation arithmetics: 8 × 8, 10 × 10, 12 × 12,
14 × 14, 16 × 16, 18 × 18, 20 × 20, 22 × 22, 24 × 24, 26 × 26, 28 × 28, 30 × 30, 32 × 32, where
10 × 10, 20 × 20, and 30 × 30 multiplications were realized with 5 × 5 monolithic multipliers
utilizing and the rest based on 4× 4 multiplication.
Figure 4 shows the results of the experiments in regular arithmetic.
Figure 4: Synthesis of multipliers in regular arithmetic
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The jittering of the frequency of calculation for proposed multipliers and Synopsys in the
regular arithmetic is limited by: 8% for 5×5 based multipliers; 5% for 4×4 based multipliers; 21%
for monolithic multipliers. The advantage of multipliers achieves: to 8% by Synopsys comparing
with the proposed; 1% for 4× 4 monolithic based multipliers comparing with Synopsys; 21% for
monolithic multipliers comparing with Synopsys.
Figure 5 shows the result of the experiments in saturation arithmetic.
The jittering of the frequency of calculation for proposed multipliers and Synopsys in satura-
tion arithmetic is limited by: 6% for 5×5 based multipliers; 3% for 4×4 based multipliers; 33%
for monolithic multipliers. The advantage of multipliers achieves: to 4% by Synopsys comparing
with the proposed; 3% for 4× 4 monolithic based multipliers comparing with Synopsys; 33% for
monolithic multipliers comparing with Synopsys.
The area of the proposed technique of monolithic based multipliers comparing with Synopsys
jitters from 216% (for monolithic based on 4× 4 multipliers) to 523% (for monolithic based on
5× 5 multipliers) for both type of arithmetics.
Moreover we conducted experiments where Espresso multipliers have been changed by Syn-
opsys 4×4 and 5×5 multiplication. In these cases area of the resulting multipliers oversized the
Synopsys analogues in 5−10%, and in some cases even was smaller on 2−3%, but disadvantage
Figure 5: Synthesis of multipliers in saturation arithmetic
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in the speed was around 5− 10%.
7 Conclusions and Further Work
We considered the approach of hardware multiplication. The approach concludes in the using of
FTM relevant technique and in significant reducing of adders on the final step of multiplication.
The propose technique leads up to 20% advantage in multiplication for monolithic blocks,
and up to 3% for multiplication from 8 to 32 input operands comparing with Synopsys analogues.
The results proposed in this paper are limited with 32× 32→ 64 bit range. We have conjec-
ture that implementation of the proposed multiplication technique will lead to more preferable
difference for more wide bit ranges, i.e. 64× 64, 128× 128, and 256× 256.
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